

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>5</sup> : G09G 3/36	A1	(11) International Publication Number: WO 94/18665
		(43) International Publication Date: 18 August 1994 (18.08.94)

(21) International Application Number: PCT/GB94/00150

(22) International Filing Date: 26 January 1994 (26.01.94)

(30) Priority Data:  
9302997.3 15 February 1993 (15.02.93) GB

(71) Applicant (for all designated States except US): THE SECRETARY OF STATE FOR DEFENCE [GB/GB]; Defence Research Agency, Farnborough, Hampshire GU14 6TD (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): GRAHAM, Alistair [GB/GB]; Defence Research Agency, St Andrews Road, Malvern, Worcestershire WR14 3PS (GB). HUGUES, Jonathan, Rennie [GB/GB]; Defence Research Agency, St Andrews Road, Malvern, Worcestershire WR14 3PS (GB). TOWLER, Michael, John [GB/GB]; Defence Research Agency, St Andrews Road, Malvern, Worcestershire WR14 3PS (GB).

(74) Agent: BECKHAM, Robert, William; Intellectual Property Dept., R69 Building, Defence Research Agency, Farnborough, Hampshire GU14 6TD (GB).

(81) Designated States: CA, CN, GB, JP, KP, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).


## Published

With international search report.  
With amended claims.

(54) Title: MULTIPLEX ADDRESSING OF FERRO-ELECTRIC LIQUID CRYSTAL DISPLAYS

## (57) Abstract

The invention provides a ferro-electric liquid crystal display (FLCDs) with reduced voltages requirements for driver circuits. This enables standard drivers circuits designed to mms address twisted nematic type of displays, to be used for FLCDs. Displays are formed by cells containing smectic liquid crystal material. The cell walls are surface treated and carry e.g. row and column electrodes forming an x,y matrix of addressable display elements. The smectic liquid crystal material switches between two states upon application of a dc pulse of appropriate amplitude, polarity, and time. Addressing waveforms are strobe waveforms, e.g. two pulses of opposite polarity in successive time slots, applied to each row in turn. Data waveforms are, e.g. dc pulses of alternate polarity with each pulse lasting one time slot  $t_s$ . Two data waveforms are needed to switch between the two states; one data waveform is the inverse of the other. Typically a strobe waveform pulse may be 50 volts. In the invention a voltage reduction waveform (VRW) is added to both strobe and data waveforms. This has the effect of reducing the maximum amplitude of voltage needed by the driver circuits, whilst leaving the resultant voltage appearing at a display element at the same value as if VRW were not used. With a reduced voltage requirement, driver circuits previously used for relatively low voltage nematic material type of displays can be used to switch smectic materials.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Larvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

## MULTIPLEX ADDRESSING OF FERRO-ELECTRIC LIQUID CRYSTAL DISPLAYS

This invention relates to the multiplex addressing of ferroelectric liquid crystal displays (FLCDs). Such displays may use a chiral smectic C, I, and F liquid crystal material.

Liquid crystal display devices commonly comprise a thin layer of a liquid crystal material contained between two glass slides. Electrode structures on the inner faces of these slides enable an electric field to be applied across the liquid crystal layer thereby changing its molecular alignment. Many different types of displays have been made using nematic and cholesteric liquid crystal material. Both these types of material are operated between an electric field ON state and a field OFF state; i.e. displays are operated by switching an electric field ON and OFF. Both nematic and cholesteric material respond to the rms value of applied electric field; they are not polarity sensitive.

A more recent type of display uses a ferroelectric chiral smectic C, I, and F liquid crystal material in which liquid crystal molecules adopt one of two possible field ON states depending on the polarity of applied field. These displays are thus switched between the two states by dc pulses of appropriate polarity. In a zero applied field the molecules may adopt an intermediate, configuration depending upon surface alignment treatment. Chiral smectic displays offer very fast switching together with an amount of bistability which depends upon material, liquid crystal material layer thickness, and cell surface alignment processes. Examples of chiral smectic displays are described in G.B. No. 2,163,273; G.B. No. 2,159,635; G.B. No. 2,166,256; G.B. No. 2,157,451; U.S.A. Patent No. 4,536,059; U.S.A. Patent 4,367,924; G.B. P.A. No 86/08,114 - GB 2,209,610 - P.C.T. No. G.B. 87/00,222; G.B. P.A. No 86/08,115 - GB 2,210,468 - P.C.T. No 87/00,221; G.B. P.A. No. 86/08,116 - GB 2,210,469 - P.C.T. 87/00,220.

One known display is formed as an x, y matrix of pixels or display elements produced at the intersections between column electrodes on one wall and row electrodes on the other wall. The display is addressed in a multiplex manner by applying voltages to successive row (x) and column (y) electrodes.

There are a number of known systems for multiplex addressing chiral smectic displays; see for example article by Harada et al 1985 S.I.D. Paper 8.4 pp 131-134, and Lagerwall et al 1985 I.D.R.C. pp 213-221. See also GB 2,173,336-A and GB 2,173,629-A. Multiplex addressing schemes for FLCs employ a strobe waveform that is applied in sequence down eg a row of electrodes simultaneously with data waveforms applied to eg column electrodes. A characteristic of FLCs is that they switch on receipt of a pulse of suitable voltage amplitude and length of time of application, ie pulse width, termed a voltage time product V.t. Thus both amplitude and pulse width need to be considered in designing multiplex addressing schemes. To address a large display in a relatively short time requires short pulse widths and a correspondingly high voltage. In a typical display cell the pulse width is 50 to 100  $\mu$ sec and voltages up to 50 volts need to be switched through drivers circuits to a display.

At present the circuitry for driving a large number of electrodes in a display exists for multiplex addressed nematic devices such as the 90° twisted nematic and the 270° super twisted nematic with their relatively low voltage switching requirements, eg peak voltages of +/- 25 volts; see for example H Kawakami, Y Nagae, and E Kaneko, SID Conference Proceedings 1976 pages 50-52. Circuitry capable of handling larger voltage levels are only available with about 64 outputs per circuit chip. Large displays require well over 100 outputs per chip. There is therefore a problem in addressing large FLCs because of the dual requirement to handle large voltage levels and provide a large number of outputs connections.

An object of the present invention is to reduce the voltage levels required by multiplex driving circuits to address FLCs.

The above problem is solved according to this invention, by adding an additional waveform to both strobe and data waveforms used to address a FLC<sub>D</sub> whilst still maintaining a resultant voltage on the material sufficient to cause switching. This allows existing multiplex addressing drive chips designed for low voltage rms addressed displays to be used for multiplex addressing FLC<sub>D</sub>s.

According to this invention a method of multiplex addressing a ferroelectric liquid crystal display formed by the intersections of an  $m$  set of electrodes and an  $n$  set of electrodes to provide an  $m \times n$  matrix of addressable display elements comprises the steps of:

generating row and column waveforms comprising voltage pulses of differing dc amplitude and sign in successive time slots ( $t_s$ ) for applying to the  $m$  and  $n$  sets of electrodes;

multiplex addressing the  $m$  and  $n$  set of electrodes with the row and column waveforms applied through driver circuits to address each display element;

characterised by the step of modifying both row and column waveforms by a voltage reduction waveform,

whereby the voltage levels required by the driver circuits are reduced whilst maintaining a sufficient voltage amplitude at display elements to cause switching.

According to this invention a multiplex addressed liquid crystal display comprises:

a liquid crystal cell including a layer of ferro-electric smectic liquid crystal material contained between two walls each bearing a set of electrodes arranged to form collectively a matrix of addressable display elements;

driver circuits for applying data waveforms to one set of electrodes and strobe waveforms to the other set of electrodes in a multiplexed manner,

waveform generators for generating data and strobe waveforms of unipolar pulses in successive time slots (ts) for applying to the driver circuits,

means for controlling the order of data waveforms so that a desired display pattern is obtained,

characterised by:-

means for modifying the data and strobe waveforms so that voltage levels applied to the driver circuits are reduced whilst maintaining the resultant voltage level appearing at the addressable intersections.

The unipolar pulses are substantially dc pulses of required amplitude and polarity, each lasting for one time slot (ts).



Brief description of drawings:

One form of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:-

Figures 1, 2, are plan and section views of a liquid crystal display device;

Figure 3 is a stylised perspective view of a layer of aligned liquid crystal material showing a chevron type of molecular layer alignment;

Figure 4 is a stylised sectional view of part of Figure 3 to a larger scale, one of several possible director profiles possible with the chevron structure;

Figure 5 is a graph of applied voltage pulse width against voltage amplitude, showing switching characteristics for different amounts of applied ac bias for a material showing a voltage time (v.t) minimum;

Figure 6 is a block diagram of part of Figure 1 showing inputs to and outputs from display driver circuits;

Figures 7 and 13 are prior art waveform diagrams showing strobe and data pulses used in addressing an x, y matrix display;

Figures 8 to 12, and 14 to 20 are waveform diagrams showing the invention applied to different addressing systems;

### Description of preferred embodiments.

The cell 1 shown in Figures 1, 2 comprises two glass walls, 2, 3, spaced about 1-6  $\mu\text{m}$  apart by a spacer ring 4 and/or distributed spacers. Electrode structures 5, 6 of transparent tin oxide are formed on the inner face of both walls. These electrodes may be of conventional row (x) and column (y) shape, seven segment, or an r-O display. A layer 7 of liquid crystal material is contained between the walls 2, 3 and spacer ring 4. Polarisers 8, 9 are arranged in front of and behind the cell 1. The alignment of the optical axis of the polarisers 8, 9 are arranged to maximise contrast of the display; ie approximately crossed polarisers with one optical axis along one switched molecular direction. A d.c. voltage source 10 supplies power through control logic 11 to driver circuits 12, 13 connected to the electrode structures 5, 6, by lead wires 14, 15.

The device may operate in a transmissive or reflective mode. In the former light passing through the device e.g. from a tungsten bulb 16 is selectively transmitted or blocked to form the desired display. In the reflective mode a mirror 17 is placed behind the second polariser 9 to reflect ambient light back through the cell 1 and two polarisers. By making the mirror 17 partly reflecting the device may be operated both in a transmissive and reflective mode with one or two polarisers.

Prior to assembly the walls 2, 3 are surface treated by spinning on a thin layer of a polymer such as a polyamide or polyimide, drying and where appropriate curing; then buffing with a soft cloth (e.g. rayon) in a single direction R1, R2. This known treatment provides a surface alignment for liquid crystal molecules. The molecules (as measured in the nematic phase) align themselves along the rubbing direction R1, R2, and at an angle of about  $0^\circ$  to  $15^\circ$  to the surface depending upon the polymer used and its subsequent treatment; see article by S Kuniyasu et al, Japanese J of Applied Physics vol 27, No 5, May 1988, pp827-829. Alternatively surface alignment may be provided by the known process of obliquely evaporating eg. silicon monoxide onto the cell walls.



The surface alignment treatment provides an anchoring force to adjacent liquid crystal materials molecules. Between the cell walls the molecules are constrained by elastic forces characteristic of the material used. The material forms itself into molecular layers 20 each parallel to one another as shown in Figures 3, 4, which are specific examples of many possible structures. The Sc is a tilted phase in which the director lies at an angle to the layer normal, hence each molecular director 21 can be envisaged as tending to lie along the surface of a cone, with the position on the cone varying across the layer thickness, hence the chevron appearance of each macro layer 20.

Considering the material adjacent the layer centre, the molecular director 21 lies approximately in the plane of the layer. Application of a dc voltage pulse of appropriate sign will move the director along the cone surface to the opposite side of the cone. The two positions D1, D2 on this cone surface represent two stable states of the liquid crystal director, ie the material will stay in either of these positions D1, D2 on removal of applied electric voltage.




In practical displays the director may move from these idealised positions. It is common practice to apply an ac bias to the material at all times when information is to be displayed. This ac bias has the effect of moving the director and can improve display appearance. The effect of ac bias is described for example in Proc 4th IDRC 1984 pp 217-220. Display addressing scheme using ac bias are described eg in GB patent application number 90.17316.2, PCT/GB 91/01263, J R Hughes and E P Raynes. The ac bias may be data waveforms applied to the column electrodes 15.

Suitable materials include catalogue references BDH-SCE 8, ZLI-5014-000, available from Merck Darmstadt, and those listed in PCT/GB88/01004, WO 89/05025, and:-









$$19.6\% \text{ CM8 (49\% CC1 + 51\% CC4) + 80.4\% H}_1$$



$$\text{H}_1 = \text{M}_1 + \text{M}_2 + \text{M}_3 \quad (1 : 1 : 1)$$



Another mixture is LPM 68 = H1 (49.5%), AS 100 (49.5%), IGS 97(1%)



The switching characteristic of pulse width against applied voltage for one material LPM68 in a layer  $1.7\mu\text{m}$  thick at  $20^\circ\text{C}$  is shown in Figure 5. For values of voltage time products (v.t) in the area below the curves the liquid crystal material will not switch. For v.t products above the lines the material will switch. As shown the curve varies somewhat with the level of a.c bias applied; this is described later. Also the curves vary with the relative amplitude values of two strobe pulses as described in WO 89/05025. Thus in determining switching characteristics for a given material, the product v.t, the shape of resultant waveforms of a pixel, the amount of a.c bias, and the material temperature must be taken into account. Some liquid crystal materials have differently shaped v.t characteristics. For example some materials do not show the minimum seen in Figure 5, but merely a decreasing curve of pulse width with increasing voltage.

For maximum contrast in most two polariser devices, it is desirable for the apparent cone angle, or the angle between the director in the two switched states to be about  $45^\circ$ . One of the polarisers is aligned parallel to one of the two switched director positions; the second polariser is aligned perpendicular to the first polariser. Alternatively, as described in GB 9127316, and PCT/GB 9202368 the polarisers may be rotated from the crossed position to improve contrast between the two switched states.

Figure 7 shows waveforms used in a prior art addressing scheme to switch a four row by four column array. As shown open circles may be defined as OFF pixels and solid circles as ON pixels.

A strobe waveform is applied to each of rows R1 to R4 in turn and comprises a zero for one time slot  $ts$  followed by a dc pulse of  $-V_s$  for one time slot; rows not receiving the strobe pulse receive a zero voltage. Thus for row R1 the applied waveform is zero volts in  $ts_1$ ,  $-V_s$  in  $ts_2$ , followed by zero volts for the time slots  $ts_3$  to  $ts_8$ . The time  $ts_1$  to  $ts_8$  is termed a field time and is equal to  $N \times 2ts$ , where  $N$  is the number of lines in a display. For row R2 the applied waveform is zero in  $ts_1$ ,  $ts_2$ , then the strobe waveform of zero volts in  $ts_3$  and  $-V_s$  in  $ts_4$ , and zero volts for the remainder of the frame, ie  $ts_5$  to  $ts_8$ . Similarly for rows R3 and R4 the strobe waveform is applied during  $ts_5$ ,  $ts_6$  and  $ts_7$ ,  $ts_8$  respectively with zero volts at the other time slots.

The opposite is then applied for a further field, namely a zero for one  $ts$ , a  $+V_s$  for one  $ts$ , and zero for the remainder of the field time. Two fields are necessary to completely switch the array and this time is termed the frame time; displays are continually addressed by successive frame. The first field (or odd number of field) switches all required pixels to the ON state and the second field (or even number of field) switches all required pixels to the OFF state.

The waveforms applied to the columns are termed data ON and data OFF waveforms; each comprises alternate pulses of  $\pm V_d$  with a pulse length of  $ts$ . The data ON and data OFF are of opposite sign.

The resultant of strobe pulses and data pulses at pixels marked as A, B, C, D are shown and are termed resultant waveforms. The resultant waveforms are the voltage levels across the liquid crystal material. Pulses marked with a single hatching, of amplitude  $V_s + V_d$  and length  $ts$ , do not switch the material. Pulses marked with (double) cross hatching, of amplitude  $V_s - V_d$ , switch the material when operating in the v.t minimum mode (Figure 5). As shown pixels A and D switch in the first field whilst those marked B, C switch in the second field.

In the scheme shown by Figure 7 the value of  $V_s$  is  $5V_d$ . Typically  $V_s = 50$  volts. Addressing schemes of the present invention use strobe and data waveforms with approximately equal maximum voltage levels yet apply similar peak resultant voltages to the liquid crystal material. The effect of this is to reduce the voltage requirements on the driver circuits allowing components presently used in multiplex rms addressing field effect liquid crystal displays to be used in addressing FLCs.

In the following Figures 7 to 12 and 14 to 20 various prior art addressing schemes are modified by additional waveforms applied to both strobe and data waveforms to provide lower voltage levels at the drivers.

Figure 8 shows a strobe waveform having balanced strobe pulses of first a  $+V_s$  for one time slot  $t_s$  immediately followed by  $-V_s$  for one  $t_s$  for the first field. Polarity is reversed, and in the second field the strobe is  $-V_s$  followed by  $+V_s$ . Line address time is  $2t_s$ .

A voltage reduction waveform, VRW, comprises pulses of  $+(V_s - V_d)/2$  for  $t_s$  followed by  $-(V_s - V_d)/2$  for  $t_s$  alternately for one field. Polarity is reversed for the second field.

The resultant waveform for each row  $R_w$  is the difference between strobe waveform and the VRW. This gives the waveform shown which has four voltages levels  $+(V_s + V_d)/2$ ,  $+(V_s - V_d)/2$ ,  $-(V_s - V_d)/2$ , and  $-(V_s + V_d)/2$ .

The basic data waveforms ON and OFF are alternate pulses of  $\pm V_d$  in each time slot  $t_s$ . Again a VRW is alternate pulses of  $\pm (V_s - V_d)/2$ . The resultant data waveforms  $R_d$  applied to each column, are waveforms with four voltage levels of  $+(V_s + V_d)/2$ ,  $+(V_s - 3V_d)/2$ ,  $-(V_s - 3V_d)/2$ , and  $-(V_s + V_d)/2$ .



The resultant waveform at a pixel is the combination of  $R_w$  and  $R_d$  which has exactly the same waveform, both shape and amplitude, as if the strobe and data waveforms alone had been applied. The result is correct switching as required, but with the maximum voltage applied by a driver reduced from  $V_s$  to  $(V_s + V_d)/2$ ; in a typical case this may be a reduction from 50 to 30 volts, where  $V_s = 50$  volts and  $V_d = 10$  volts.

Figure 9 shows waveforms for addressing the first line in a modified monopulse address scheme. The strobe waveform is first a zero voltage in the first  $t_s$  followed by a single pulse of  $-V_s$  in the second time slot, and then zero pulses in the time slots remaining in the first field. In the second field the strobe pulse is  $+V_s$ . A row voltage reduction waveform is a single level of  $-(V_s - V_d)/2$  for  $N \times 2t_s$  for the first field and  $(V_s - V_d)/2$  for the second field. The resultant row waveform has four voltage levels,  $(V_s - V_d)/2$ ,  $-(V_s + V_d)/2$ ,  $-(V_s - V_d)/2$ , and  $+(V_s + V_d)/2$ .

Data waveforms are as in Figure 7, alternate pulse of  $\pm V_d$ . The data VRW is a  $-(V_s - V_d)/2$  in the first field and  $+(V_s - V_d)/2$  in the second field. The resultant data ON and OFF waveforms have four voltage levels  $+(V_s + V_d)/2$ ,  $+(V_s - 3V_d)/2$ ,  $-(V_s - 3V_d)/2$ , and  $-(V_s + V_d)/2$ .

Resultant waveforms at a pixel are the same values as would be obtained without the strobe and data VRW being employed.

Figure 10 shows waveforms for addressing the first and fourth line in an addressing scheme modified from that described in GB9017316.

The basic strobe waveform is a zero for the first  $t_s$  then  $+V_s$  for the second  $t_s$ . In this particular scheme the  $+V_s$  pulse is extended for a further  $t_s$  whilst the start of the strobe waveform is applied to the second row. The reason the strobe waveform starts with a zero pulse is that each pixel is addressed by the resultant of the first (zero) and second (non-zero) strobes pulses in combination with the first and second data pulses. As explained in GB 9017316, whether or not a larger pulse switches depends upon the amplitude and sign of the preceeding smaller pulse. A strobe VRW is  $-(V_s - V_d)/2$  for the first  $t_s$  followed by  $+(V_s - V_d)/2$  for the remainder of the first field. In the second field the polarity is inverted. The resultant strobe waveform is shown for rows 1 and 4; it has the same four voltages levels as Figure 9.

Basic data ON and OFF are alternate pulses of  $V_d$  opposite polarity; data ON is the inverse of data OFF. The data VRW is the same as the strobe VRW. The resultant data ON and OFF waveforms are as shown with four voltage levels as in Figure 9.

Resultant waveforms at a pixel are the same values as would be obtained without the strobe and data VRW being employed.

Figure 11 is similar to Figure 10 except that the strobe pulse of  $V_s$  is further extended into the address time of the next row. The strobe and data VRW are as in Figure 10. Strobe, data, and pixel resultant waveforms are as shown. Again waveforms at a pixel are the same values as would be obtained without the strobe and data VRW being employed. Due to the length of the strobe pulse, the VRW can not accommodate this and so it is necessary to have a dummy line, ie the display will be  $N$  lines but only  $N-1$  may be used.

In the above examples, Figures 8 to 11, the VRW was of amplitude  $(V_s - V_d)/2$ . As an alternative the amplitude could have been  $V_s/2$ , resulting in a higher peak to peak column voltage of  $V_s + 2V_d$ . Two such examples of this are shown in Figure 12 which has basic strobe and data waveforms identical to those of Figure 9.

The first example in Figure 12 has a VRW identical to that in Figure 9 but with an amplitude of  $+V_s/2$  and  $-V_s/2$ . The resultant strobe waveform has two voltage levels of  $+V_s/2$  and  $-V_s/2$ . The resultant data waveform has four voltage levels of  $+(V_s/2) + V_d$ ,  $(V_s/2) - V_d$ ,  $-((V_s/2) - V_d)$ , and  $-((V_s/2) + V_d)$ .

The second example in Figure 12 has data waveforms having pulses of  $\pm V_s/2$  with each pulse lasting one  $t_s$ . The shape of the resultant strobe and data waveforms are different from the first example in Figure 12, but the number and values of the voltage levels is unchanged.

The above examples shown in Figures 8-12 employ strobe pulses of opposite polarity and address a complete display in two field making one frame. A known alternative addressing scheme employs a strobe blanking pulse followed by a switching pulse. The blanking pulse is arranged to be of sufficient amplitude and width that it always switches a pixel. The following strobe pulse selectively switches those pixels needing to be in a different state than that switched by the blanking pulse. An advantage of blanking pulse schemes is that the whole display is addressed by a single scan of the strobe waveforms, thereby halving the display address time. The blanking can be done on a line by line basis, the most common, a block of lines at a time, or the whole display (a whole page) at a time.

Figure 13 shows a prior art addressing scheme employing blanking pulses; it does not have any voltage reduction waveforms. The strobe waveform for row R1 comprises a blanking pulse of amplitude  $-V_b$  for a time of  $2t_s$ . The selective switching strobe is first a zero voltage for one  $t_s$  followed by  $+V_s$  for one  $t_s$ . The line blanking time and line addressing time is  $2t_s$ . Also shown is the strobe waveform applied to row R2.

Data ON and data OFF waveforms are alternate pulses of  $\pm V_d$  each lasting  $t_s$ . Resultant waveforms at pixels required to be ON and OFF are shown for row 1 column 1 (R1C1) and R2C2. In R1C1 the blanking pulse has switched pixels but the strobe in  $t_s^4$  has not reversed the state. In R2C2 the pixels have been switched by the blanking pulse, then switched to the opposite state by the strobe pulses.

The blanking pulse and strobe pulse do not usually balance; therefore the row waveform polarity is periodically reversed to maintain d.c balance.

Figure 14 shows a blanked monostrobe addressing scheme with VRW. Additionally alternate rows have polarity reversal in the strobe waveform. Furthermore the strobe waveforms are polarity inverted, eg in alternate frames to give a net zero dc. To preserve the single polarity excursions of the row waveform when the blanking pulse extends into the previous field it is necessary to have an even number of rows. To preserve the single polarity excursions of the row waveform it is necessary for the blanking pulse to precede the strobe pulse by an odd number of rows.

Strobe waveforms for rows R1, R2, R3 are shown; they are similar to those of Figure 13 but with a polarity reversal in R2. The R1 blanking pulse is  $-V_b$  for  $2t_s$ , followed by a zero for one  $t_s$  then  $+V_s$  for one  $t_s$ .

Data ON and data OFF waveforms are as in Figure 13 and comprise alternate pulses of  $\pm V_d$  each lasting  $t_s$ .

A VRW comprises  $-(V_b - V_d)/2$  for  $2t_s$  and  $(V_s - V_d)/2$  alternately. The resultant row waveforms  $R_s$  and resultant column waveforms  $R_d$  are shown for  $R_1$ ,  $R_2$ ,  $R_3$ ,  $C_1$ , and  $C_2$ . Each resultant strobe and data waveform has four amplitude levels of  $(V_s + V_d)/2$ ,  $(V_s - V_d)/2$ ,  $-(V_b - V_d)/2$ ,  $-(V_b + V_d)/2$ . Resultant waveforms at pixels  $R_1C_1$ ,  $R_2C_2$ ,  $R_1C_2$  are shown; their shape is the same as those in Figure 13. Therefore the display switches in the same manner as that of Figure 13 but with lower peak voltages in the row drivers.

Figure 15 shows an addressing scheme where a whole page is blanked to OFF at the same time, then selected pixels switched to ON. The strobe waveform is shown for  $R_1$ ,  $R_2$ . All strobe waveforms have a blanking pulse of  $V_b/2$  applied in time slots  $ts_1$  and  $ts_2$  which switches all pixels to one state. A strobe pulse of zero for one  $t_s$  and then  $-V_s$  for one  $t_s$  is then applied to each row in turn. Data ON and data OFF waveforms are  $-V_b/2$  in time slots  $ts_1$  and  $ts_2$ , then alternate pulses of  $\pm V_d$  of width one  $t_s$ . A VRW has zero voltage for time slots  $ts_1$ ,  $ts_2$ , then a constant  $-(V_s - V_d)/2$  for the remainder of the field. Resultant strobe and data waveforms are shown for  $R_1$ ,  $R_2$ ,  $C_1$ ,  $C_2$ .

Resultant voltages at pixels  $R_1C_1$  and  $R_2C_2$  are shown; again the voltages are the same as if the VRW had not been applied to strobe and data waveforms. Both pixels switch during  $ts_1$ ,  $ts_2$  whilst the blanking level of  $+V_b$  is applied. Pixel  $R_1C_1$  switches during  $ts_4$  during application of  $-(V_s - V_d)$  because it is immediately preceeded by  $-V_d$ . In contrast pixel  $R_2C_2$  does not switch during  $ts_6$  whilst receiving  $-(V_s + V_d)$  because it is immediately preceeded by  $+V_d$ .

The scheme shown in Figure 15 is unsuitable for displays which are frequently updated because of the recurring blank screen. The concept can be extended to counter this problem by blanking a block of lines at a time. These would be selected by applying a  $+V_b/2$ , during a blanking period, to those rows to be blanked and  $-V_b/2$  to all other rows, all columns receive  $-V_b/2$ . The concept can be thus further extended to blank line by line by introducing a blanking period between every line address period.

Figure 16 shows a line blanking scheme. In this the basic strobe waveform is a conventional monostrobe waveform at alternate line address periods, at  $ts_3, ts_4, ts_7, ts_8, \dots$  etc. Between times the basic strobe waveform is a blanking waveform of  $\pm V_b/2$  for  $2 \cdot ts$  in time slots  $ts_1, ts_2, ts_5, ts_6, \dots$  etc;  $V_b = V_s$ . Similarly the basic data ON and data OFF waveforms are twin pulses of  $\pm V_d$  in time slot  $ts_3, ts_4, ts_7, ts_8, \dots$  etc. Between time the data waveforms are blanking pulses of  $V_b/2$  during time slots  $ts_1, ts_2, ts_5, ts_6, \dots$  etc.

Basic strobe data waveforms are shown for  $R_1, R_2, C_1, C_2$ . A VRW has a voltage of  $-V_s/2$  for pairs of time slots  $ts_3, ts_4, ts_7, ts_8 \dots$  etc. The resultant strobe waveform has two voltage levels,  $\pm V_s/2$ . The resultant data waveforms have three voltages levels,  $(V_s/2)+V_d, (V_s/2)-V_d, -V_s/2$ . Resultant waveforms at pixels  $R_1C_1$  and  $R_2C_2$  are shown.

The scheme of Figure 16 provides a reduction in row peak voltage from  $3V_s/2$  to  $2V_s$ , and column voltage peak of  $V_s+V_d$ . This is of benefit providing  $3V_s/2 > V_s+V_d$ , ie  $V_s > 2V_d$ . As an alternative, the VRW amplitude may be  $-(V_s-V_d)/2$ .

The line by line blanking of Figure 16 results in an overall doubling of the frame time when all the blanking periods are taken into account. There is therefore no speed improvement over the two-field case of Figure 12. It does have application though for the cases previously referred to where a single polarity blanking pulse is required. This could be achieved in the example of Figure 16 by making the blanking pulse amplitude  $V_s/2$  thus removing the need to periodically invert all row polarities to maintain d.c. balance.

Such a scheme with blanking voltages of  $V_s/2$  is shown in Figure 17. Apart from the amplitude of blanking pulse the scheme of Figure 17 is the same as in Figure 16. The peak voltage for the rows is  $V_s$ , whilst that for the columns is  $3V_s/2 + V_d/2$ .

A disadvantage of the schemes of Figure 16, 17 is that there are many periods of zero volts in the resultant waveform at each pixel. This reduces the amount rms of a.c. voltages and hence the amount of a.c. stabilisation on the device. The technique of a.c. stabilisation is a known technique which improves the contrast observed between the ON and OFF states. Both amplitude and frequency contribute to a.c. stabilisation.

Improved a.c stabilisation can be provided by introducing an a.c. component into the blanking waveform as shown in Figures 18, 19. In Figure 18 the data ON and data OFF have a pulse of  $-((V_s/4)+V_d)$  for one  $t_s$  in slot periods  $ts1, ts5, ts9, \dots$  etc and a zero pulse in time slots  $ts2, ts6, ts10, \dots$  etc. Otherwise the data ON and OFF and the strobe waveform are as in Figure 17. In the resultant pixel waveforms of Figure 18 there are no time slot where a zero voltage appears. Thus a.c. stabilisation, and hence display contrast, is improved.

Figure 19 differs from Figure 18 in the shape of data ON and OFF waveforms. In Figure 19 there are  $-((V_s/4)+V_d)$  pulses in the first half of  $ts_1$ ,  $ts_2$ ,  $ts_5$ ,  $ts_6$ ,  $ts_9$ ,  $ts_{10}$ , ... etc. Otherwise the strobe and data waveforms are as shown in Figure 17. The resultant pixel waveforms are different from those of Figure 17 and have a higher frequency a.c component.

Figure 6 shows a schematic view of row and column drivers 12, 13 supplied with different voltages from a resistive chain 25. This chain has a voltage supply Vee, a variable resistor 26 and a series of resistors all in series. Voltage outputs are VL1 to VL6.

The row driver shown is a Texas (RTM) TMS 3491 having inputs: cp, supplied by a clock at a maximum of 100kHz; Data in, a serial input of '0' and '1'; and a control input M. Additionally there are voltage level inputs of VL1, VL6, VL5, and VL2. There are 80 parallel outputs which connect to rows R1 to R80 of the cell 1. Inside the driver 12 is a serial-in, parallel-out shift register 27 which receives its input from Si and is clocked by SC. Each stage of the shift register 27 connects to one of the outputs 14. The voltage appearing on a given output depends upon the value, a logic '0' or '1', plus the value of the signal M, a logic '0' or '1', as set out in the Truth Table 1 below.



The column driver 13 shown is a Texas (RTM) TMS 3492 having inputs:- SC clocking at 6.5 MHz maximum; control M of logic '0' and '1'; Data in of 4-bit numbers; and four voltage levels VL1, VL3, VL4, VL2. There are 80 outputs 15 to the column electrodes of the cell 1. Within the driver 13 is a serial-in parallel-out 80 stage shift register 28 whose parallel outputs are fed into an 80 cell latch 29. Each cell of the latch 29 connects with one of the 80 outputs 15. The voltage appearing on a given output depends upon the value of the logic 0 or 1 in a latch cell, plus the logic value of M, as set out in the Truth Table 1 below.

Truth Table 1

M	data	3491	3492
1	1	VL2	VL1
1	0	VL6	VL3
0	1	VL1	VL2
0	0	VL5	VL4

Practical considerations of these driver chips give a maximum voltage of 40 volts.

An example of available voltage levels is:-

VL1	$+(V_s+V_d)/2$	+20v
VL6	$+(V_s-V_d)/2$	+16.5v
VL3	$+(V_s-3V_d)/2$	+13v
VL4	$-(V_s-3V_d)/2$	-13v
VL5	$-(V_s-V_d)/2$	-16.5v
VL2	$-(V_s+V_d)/2$	-20v

Operation of the drivers 12, 13, to display the pattern seen on Figure 7 namely a  $4 \times 4$  array, by the scheme shown in Figure 8 will now be described. The pattern to be displayed is that the following pixels should be in a DOWN state:- R1C2, R1C3, R2C3, R3C2, R3C4, R4C3, R4C4; all other pixels are in an UP state. The terms DOWN and UP are arbitrary, but correspond with switching by negative and positive pulses respectively.

Figure 20 shows basic row and column waveforms, and those basic waveforms as modified by the VRW seen in Figure 8. As seen more clearly in the basic row waveforms a pair of strobe pulses, of time length  $2t_s$  = a line address period, is applied to each row R1 to R4 in turn. During each line address period the required data UP or data DOWN waveform must be applied to each column C1 to C4 to switch pixels in that line being addressed.

Assume both row and column drivers 12, 13 have been preloaded with logic 0 throughout. The number 0110 is loaded into shift register of the column driver 13; note this matches the pattern in row R1. The logic 1 is loaded into shift register of the row driver 12, and simultaneously the contents of the column shift register transferred into the latch 29. The logic states of the shift register stages corresponding to row outputs and latch stages corresponding to column outputs are:-

Electrode 1	2	3	4
Row 1	0	0	0
Column 0	1	1	0

These logic values remain for the first line address period, ie time slots ts1, ts2. To produce two different voltage levels, one in ts1 and another in ts2, the value of control input M is changed between logic 0 and 1.

During this time the column shift register is loaded with data for the next (R2) line address, ie the number 0010. The logic 1 in the row shift register is clocked along one stage, and data in the column register transferred to the latch. The logic states of the shift register stages corresponding to row outputs and latch stages corresponding to column outputs are:-

Electrode	1	2	3	4
Row	0	1	0	0
Column	0	0	1	0

Modulate M from 0 to 1 to produce two voltage levels at each driver output; this occurs in time slots ts3, ts4.

During this time ts3, ts4, the column shift register is loaded with data for the next line address, ie the number 0101. The logic 1 in the row shift register is clocked along one stage, and data in the column register transferred to the latch. The logic states of the shift register stages corresponding to row outputs and latch stages corresponding to column outputs are:-

Electrode	1	2	3	4
Row	0	0	1	0
Column	0	1	0	1

Modulate M from 0 to 1 to produce two voltage levels at each driver output; this occurs in time slots ts5, ts6.

During this time ts5, ts6, the column shift register is loaded with data for the next line address, ie the number 0011. The logic 1 in the row shift register is clocked along one stage, and data in the column register transferred to the latch. The logic states of the shift register stages corresponding to row outputs and latch stages corresponding to column outputs are:-

Electrode	1	2	3	4
Row	0	0	0	1
Column	0	0	1	1

Modulate M from 0 to 1 to produce two voltage levels at each driver output; this occurs in time slots ts7, ts8.

This sequence is repeated for the second field, but with the values of M inverted.

Tables 2 to 5 below show the values of input data D in each row driver shift register stage and column driver latch stage; the value of M; and the value of the row and column driver output (the VL number) during each time slot ts, both in the first and second fields. The first number in the table indicates the row being addressed.

25

Table 2

First field, logic values on rows R1 to R4.

Row	ts	R1			R2			R3			R4		
		M	D	VL	M	D	VL	M	D	VL	M	D	VL
1	1	0	1	1	0	0	5	0	0	5	0	0	5
1	2	1	1	2	1	0	6	1	0	6	1	0	6
2	3	0	0	5	0	1	1	0	0	5	0	0	5
2	4	1	0	6	1	1	2	1	0	6	1	0	6
3	5	0	0	5	0	0	5	0	1	1	0	0	5
3	6	1	0	6	1	0	6	1	1	2	1	0	6
4	7	0	0	5	0	0	5	0	0	5	0	1	2
4	8	1	0	6	1	0	6	1	0	6	1	1	2

Table 3

Second field, logic values on rows R1 to R4.

		R1				R2			R3				R4		
Row	ts	M	D	VL	M	D	VL	M	D	VL	M	D	VL		
1	9	1	1	2	1	0	6	1	0	6	1	0	6		
1	10	0	1	1	0	0	5	0	0	5	0	0	5		
2	11	1	0	6	1	1	2	1	0	6	1	0	6		
2	12	0	0	5	0	1	1	0	0	5	0	0	5		
3	13	1	0	6	1	0	6	1	1	2	1	0	6		
3	14	0	0	5	0	0	5	0	1	1	0	0	5		
4	15	1	0	6	1	0	6	1	0	6	1	1	2		
4	16	0	0	5	0	0	5	0	0	5	0	1	1		

Table 4

First field, logic values on columns C1 to C4.

Row	ts	M	Col 1			M	Col 2			M	Col 3			M	Col 4	
			D	VL			D	VL			D	VL			D	VL
1	1	0	0	4	0		1	2	0		1	2	0		0	4
1	2	1	0	3	1		1	1	1		1	1	1		0	3
2	3	0	0	4	0		0	4	0		1	2	0		0	4
2	4	1	0	3	1		0	3	1		1	1	1		0	3
3	5	0	0	4	0		1	2	0		0	4	0		1	2
3	6	1	0	3	1		1	1	1		0	3	1		1	1
4	7	0	0	4	0		0	4	0		1	2	0		1	2
4	8	1	0	3	1		0	3	1		1	1	1		1	1

Table 5

Second field, logic values on columns C1 to C4.

Row	ts	M	Col 1			M	Col 2			M	Col 3			M	Col 4	
			D	VL			D	VL			D	VL			D	VL
1	9	1	0	1	1		1	3	1		1	3	1		0	1
1	10	0	0	2	0		1	4	0		1	4	0		0	2
2	11	1	0	1	1		0	1	1		1	3	1		0	1
2	12	0	0	2	0		0	2	0		1	4	0		0	2
3	13	1	0	1	1		1	3	1		0	1	1		1	3
3	14	0	0	2	0		1	4	0		0	2	0		1	4
4	15	1	0	1	1		0	1	1		1	3	1		1	3
4	16	0	0	2	0		0	2	0		1	4	0		1	4

The addressing schemes shown in Figures 7-20 may also be implemented in a similar manner to that shown the above tables 2-5.

## Claims

1. A method of multiplex addressing a ferroelectric liquid crystal display formed by the intersections of an m set of electrodes and an n set of electrodes to provide an m x n matrix of addressable display elements comprising the steps of:

generating row and column waveforms comprising voltage pulses of selected dc amplitude and sign in successive time slots (ts) for applying to the m and n sets of electrodes;

multiplex addressing the m and n set of electrodes with the row and column waveforms applied through driver circuits to address each display element;

characterised by the step of modifying both row and column waveforms by a voltage reduction waveform,

whereby the voltage levels required by the driver circuits are reduced whilst maintaining a sufficient voltage amplitude at display elements to cause switching.

2. A multiplex addressed liquid crystal display comprising:

a liquid crystal cell including a layer of ferro-electric smectic liquid crystal material contained between two walls each bearing a set of electrodes arranged to form collectively a matrix of addressable display elements;

driver circuits for applying data waveforms to one set of electrodes and strobe waveforms to the other set of electrodes in a multiplexed manner.

waveform generators for generating data and strobe waveforms of unipolar pulses in successive time slots (ts) for applying to the driver circuits,

means for controlling the order of data waveforms so that a desired display pattern is obtained,

characterised by:-

means for modifying the data and strobe waveforms so that voltage levels applied to the driver circuits are reduced whilst maintaining the resultant voltage level appearing at the addressable intersections.



## AMENDED CLAIMS

[received by the International Bureau on 22 July 1994 (22.07.94);  
original claims 1 and 2 replaced by amended claims 1-6 (3 pages)]

1. A multiplex addressed liquid crystal display comprising:

a liquid crystal cell including a layer of ferro-electric smectic liquid crystal material contained between two walls each bearing a set of electrodes arranged to form collectively a matrix of addressable display elements:

driver circuits for applying data waveforms to one set of electrodes and strobe waveforms to the other set of electrodes in a multiplexed manner,

waveform generators for generating data and strobe waveforms of unipolar pulses in successive time slots (ts) for applying to the driver circuits,

means for controlling the order of data waveforms so that a desired display pattern is obtained.

characterised by:-

means for modifying the data and strobe waveforms so that voltage levels applied to the driver circuits are reduced whilst maintaining the resultant voltage level appearing at the addressable intersections.

2. A multiplex addressed liquid crystal display comprising:

a liquid crystal cell including a layer of ferro-electric smectic liquid crystal material contained between two walls each bearing a set of electrodes arranged to form collectively a matrix of addressable display elements;

driver circuits for applying data waveforms to one set of electrodes and strobe waveforms to the other set of electrodes in a multiplexed manner, waveform generators for generating data and strobe waveforms of unipolar pulses in successive time slots (ts) for applying to the driver circuits,

means for controlling the order of data waveforms so that a desired display pattern is obtained,

characterised by:-

row driver circuits having at least three different voltage level inputs, two control inputs (DATA-IN, & M), serial-in parallel-out multistage shift register having a separate stage associated with each row electrode whereby a row waveform of at least three different voltage levels may be applied to each row electrode in sequence,

column driver circuits having at least three different voltage level inputs, the control inputs (DATA-IN, M) a serial-in parallel-out multistage shift register, and a latch associated with each stage output,

whereby column waveform of at least three different voltage levels (modified column waveforms) may be applied to the column electrodes,

means for controlling the order of strobe and data waveforms on the row and column electrodes, and at least three voltage levels on both row and column driver circuits so that a desired display pattern is obtained.

3. The display of claim 1 where the driver circuits are arranged to address the display by strobe pulses of opposite polarity in successive field times.

4. The display of claim 2 wherein the driver circuits are arranged to address the display by a blanking waveform of one polarity and a strobe pulse of opposite polarity.

5. The display of claim 2 wherein the row driver circuits have four different voltage level inputs and the column driver circuits have four different level inputs.

6. The display of claim 2 wherein the row driver circuits have three different voltage level inputs and the column driver circuits have three different level inputs.

1/17

Fig.1.





Fig.2.



SUBSTITUTE SHEET

Fig. 3.





Fig. 4.



SUBSTITUTE SHEET

3/17





**Fig. 6.****SUBSTITUTE SHEET**

Fig. 7.



SUBSTITUTE SHEET

Fig. 8.


ROW  
WAVEFORMSUBTRACT  
VOLTAGE  
REDUCTION  
WAVEFORMGIVES NEW  
ROW  
WAVEFORMCOLUMN  
WAVEFORM  
ON DATACOLUMN  
WAVEFORM  
OFF DATASUBTRACT  
VOLTAGE  
REDUCTION  
WAVEFORMGIVES NEW  
COLUMN  
WAVEFORM  
ON DATAGIVES NEW  
COLUMN  
WAVEFORM  
OFF DATAWAVEFORM  
SEEN AT  
PIXEL  
DOESN'T  
CHANGE  
(ON DATA)WAVEFORM  
SEEN AT  
PIXEL  
DOESN'T  
CHANGE  
(OFF DATA) $V_s - V_d$  RESULTANT, NOT SWITCHING $V_s - V_d$  RESULTANT, SWITCHES

SUBSTITUTE SHEET




6/17

Fig. 9.



7/17


Fig. 10.



SUBSTITUTE SHEET


8/17

Fig. 11.



SUBSTITUTE SHEET


9/17



SUBSTITUTE SHEET

10/17


Fig. 13.



SUBSTITUTE SHEET

11/17


Fig.14.



SUBSTITUTE SHEET

12/17

Fig.15.



SUBSTITUTE SHEET

Fig. 16.







Fig.17.



NON-SWITCHING RESULTANT

SWITCHING RESULTANT

**SUBSTITUTE SHEET**

Fig. 18.





Fig. 19.



SUBSTITUTE SHEET



## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/GB 94/00150A. CLASSIFICATION OF SUBJECT MATTER  
IPC 5 G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 5 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO,A,92 02925 (THE SECRETARY OF STATE FOR DEFENCE IN HER BRITANNIC MAJESTY'S GOVERNMENT.) 20 February 1992 see page 32, line 1 - page 33, line 28 see figures 23-26 see claim 5 -----	1,2

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the international search

19 May 1994

Date of mailing of the international search report

03.06.94

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Farricella, L

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/GB 94/00150

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO-A-9202925	20-02-92	CA-A- 2088770	08-02-92
		CN-A- 1058850	19-02-92
		EP-A- 0542804	26-05-93
		GB-A- 2262831	30-06-93
		JP-T- 5509419	22-12-93
-----			